

8        disabling the sense amplifier circuitry from driving the bit  
9 lines;

10       selecting a bit line while the sense amplifier circuitry  
11 remains disabled; and

12       providing a current level to a pad in the integrated circuit  
13 chip corresponding to a voltage level appearing on the selected bit  
14 line while the sense amplifier circuitry coupled to the selected  
15 bit line remains disabled.

1       22. (Amended) An apparatus, comprising:

2       a random access memory device, comprising:

3       a memory array of memory cells organized into rows and  
4 columns, including a plurality of word lines and bit lines, each  
5 row of memory cells being coupled to a word line and each column of  
6 memory cells being coupled to a bit line;

7       sense amplifier circuitry coupled to the bit lines;

8       address decode circuitry for receiving an address value and  
9 asserting a row line associated therewith; and

10       test circuitry, coupled to at least one bit line for placing  
11 on an external pad during a test mode of operation a current level  
12 corresponding to a voltage level appearing on the at least one bit  
13 line, the sense amplifier circuitry, including sense amplifier  
14 circuitry coupled to the at least one bit line, being disabled  
15 during the test mode of operation.

1 37. (Amended) An apparatus, comprising:

2 a ferroelectric capacitor; and

3 means for placing on an external pad of the apparatus during  
4 a test mode of operation a current level corresponding to a voltage  
5 level appearing across the ferroelectric capacitor, comprising a  
6 first transistor having a control terminal coupled to (a plate of  
7 the ferroelectric capacitor), a first conduction terminal coupled to  
8 the external pad and a second conduction terminal connected to a  
9 voltage reference, and a second transistor having a first  
10 conduction terminal connected to the external pad and a second  
11 conduction terminal connected to the first conduction terminal of  
12 the first transistor, and a means for selectively activating the  
13 second transistor during the test mode of operation.

Please add the following new claims 40-49.

26  
1 40. (New) The random access memory device of claim 1, wherein  
2 the current level placed on the external pad by the test circuitry  
3 is proportional to the voltage level appearing on the at least one  
4 bit line.

1 41. (New) The method of claim 16, wherein the current level  
2 provided to the pad is proportional to the voltage level appearing  
3 on the selected bit line.

1           42. (New) The apparatus of claim 22, wherein the current level  
2 placed on the external pad is proportional to the voltage level  
3 appearing on the at least one bit line.

43. (New) The apparatus of claim 37, wherein the current level  
placed on the external pad by the means for placing is proportional  
to the voltage level appearing across the ferroelectric capacitor.

*26 cont.*  
1           44. (New) The apparatus of claim 37, wherein the plate of the  
2 ferroelectric capacitor is coupled to a column line, and the  
3 control terminal of the first transistor is connected to the column  
4 line.

1           45. (New) The apparatus of claim 37, further comprising a  
2 counter having an output coupled to a control terminal of the  
3 second transistor.           )

1           46. (New) The apparatus of claim 37, further comprising a  
2 sense amplifier coupled to the plate of the ferroelectric  
3 capacitor, and wherein the means for placing further comprises a  
4 disable circuit for disabling the sense amplifier when the current  
5 level is placed on the external pad during the test mode of  
6 operation.           )

1           47. (New) The apparatus of claim 37, further comprising  
2 calibration circuitry comprising a third transistor having a first  
3 conduction terminal coupled to {a second external pad,) a second  
4 conduction terminal and a control terminal coupled to {a third  
5 external pad) and a fourth transistor having a first conduction  
6 terminal connected to the second conduction terminal of the third  
7 transistor, a second conduction terminal connected to the voltage  
8 reference and a control terminal coupled to a voltage level to  
9 activate the fourth transistor.

1           48. (New) The apparatus of claim 47, wherein the third and  
2 fourth transistors substantially match the first and second  
3 transistors, respectively.

1           49. (New) The apparatus of claim 47, wherein the third and  
2 fourth transistors have substantially {the same operating  
3 characteristics) as the first and second transistors, respectively.

---

**REMARKS**

Upon entry of the present Amendment, the claims in the application are claims 1-37 and 40-49. Claims 40-49 are new.